High throughput low-density parity-check decoder architectures
- 13 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 5, 3019-3024
- https://doi.org/10.1109/glocom.2001.965981
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- Constrained coding techniques for soft iterative decodersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- VLSI architectures for iterative decoders in magnetic recording channelsIEEE Transactions on Magnetics, 2001
- The generalized distributive lawIEEE Transactions on Information Theory, 2000
- Near Shannon limit performance of low density paritycheck codesElectronics Letters, 1997
- A recursive approach to low complexity codesIEEE Transactions on Information Theory, 1981