A VLSI architecture for high-performance, low-cost, on-chip learning
- 1 January 1990
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 537-544 vol.2
- https://doi.org/10.1109/ijcnn.1990.137621
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- Characterization of artificial neural network algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapsesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- VLSI implementation of a neural network modelComputer, 1988
- Why VLSI implementations of associative VLCNs require connection multiplexingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988