Tunneling Structures Fabricated by Silicon Wafer Direct Bonding
- 1 December 1989
- journal article
- Published by IOP Publishing in Japanese Journal of Applied Physics
- Vol. 28 (12R) , 2405-2412
- https://doi.org/10.1143/jjap.28.2405
Abstract
Tunneling diodes with highly doped and abrupt pn-junctions, and p+nn+ diodes were fabricated by bonding 4 inch silicon wafers at room temperature. After low temperature annealing (300–800°C) the electrical properties of the bonding interface could be changed by applying high currents up to 500 A/cm2. For tunneling diodes stressed with high current densities negative resistance effects have been obtained. The p+nn+ diodes with bonded n+ and p+ emitters showed S-shaped current switching observed in p-n-I-M structures. It is shown that due to the presence of an oxide at the bonding interface the current is limited in bonded pn-junctions.Keywords
This publication has 16 references indexed in Scilit:
- Optical performance of the silicon heterostructure switchIEEE Transactions on Electron Devices, 1989
- Polycrystalline Silicon Emitter Contacts Formed by Rapid Thermal AnnealingJournal of the Electrochemical Society, 1989
- An analysis of the DC and small-signal AC performance of the tunnel emitter transistorIEEE Transactions on Electron Devices, 1988
- The role of the interfacial layer in bipolar (poly-Si)-emitter transistorsSolid-State Electronics, 1987
- A Field‐Assisted Bonding Process for Silicon Dielectric IsolationJournal of the Electrochemical Society, 1986
- Theory of switching phenomena in metal/semi-insulator/n-p+ silicon devicesSolid-State Electronics, 1977
- Tunneling in metal-oxide-silicon structuresSolid-State Electronics, 1967
- Tunneling from Metal to SemiconductorsPhysical Review B, 1965
- Excess Tunnel Current in Silicon Esaki JunctionsPhysical Review B, 1961
- A new device using the tunneling process in narrow p-n junctionsSolid-State Electronics, 1960