Two quadrant analogue squarer circuit based on MOS square-law characteristic
- 5 December 1991
- journal article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 27 (25) , 2307-2308
- https://doi.org/10.1049/el:19911429
Abstract
A novel analogue CMOS circuit is presented which performs the arithmetical squaring of a voltage, using the square-law characteristic of the MOS transistor in saturation. The core circuit is constructed from four identical building blocks, which are connected so as to eliminate all unwanted offset terms. Simulation results from HSPICE are presented where the circuit is used for doubling the frequency of a sinusoidal input.Keywords
This publication has 0 references indexed in Scilit: