The purpose of this paper is to describe the design of an all-digital cellular threshold array that is well adapted to realization by large-scale integrated semiconductor technology. A set of these arrays may be interconnected to realize arbitrary combinational or sequential logic, or may be stacked to form a multilevel adaptive pattern classification machine.