Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing

This publication has 9 references indexed in Scilit:

• ThunderBird: a complete standard cell layout package
  IEEE Journal of Solid-State Circuits, 1988
• TimberWolf3.2: A New Standard Cell Placement and Global Routing Package
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• A New Algorithm for Floorplan Design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• Convergence and finite-time behavior of simulated annealing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1985
• A New Symbolic Channel Router: YACR2
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• The TimberWolf placement and routing package
  IEEE Journal of Solid-State Circuits, 1985
• Module Placement Based on Resistive Network Optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
• Optimization by Simulated Annealing
  Science, 1983
• Shortest Connection Networks And Some Generalizations
  Bell System Technical Journal, 1957