Coverage estimation for symbolic model checking

This publication has 8 references indexed in Scilit:

• I'm done simulating; now what? Verification coverage analysis and correctness checking of the DECchip 21164 Alpha microprocessor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Formal verification of pipeline control using controlled token nets and abstract interpretation
  Published by Association for Computing Machinery (ACM) ,1998
• Architecture validation for processors
  Published by Association for Computing Machinery (ACM) ,1995
• Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• Symbolic Model Checking
  Published by Springer Nature ,1993
• Automatic functional test generation using the extended finite state machine model
  Published by Association for Computing Machinery (ACM) ,1993
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Automatic verification of finite-state concurrent systems using temporal logic specifications
  ACM Transactions on Programming Languages and Systems, 1986