Multiprocessor architecture using an audit trail for fault tolerance
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Coordinated checkpointing-rollback error recovery for distributed shared memory multicomputersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Cache-aided rollback error recovery (CARER) algorithm for shared-memory multiprocessor systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The SPLASH-2 programs: characterization and methodological considerationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reduced overhead logging for rollback recovery in distributed shared memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- DiscoACM Transactions on Computer Systems, 1997
- An architecture for tolerating processor failures in shared-memory multiprocessorsIEEE Transactions on Computers, 1996
- Compiler-assisted multiple instruction rollback recovery using a read bufferIEEE Transactions on Computers, 1995
- The performance of cache-based error recovery in multiprocessorsIEEE Transactions on Parallel and Distributed Systems, 1994
- Recoverable distributed shared virtual memoryIEEE Transactions on Computers, 1990
- Error recovery in shared memory multiprocessors using private cachesIEEE Transactions on Parallel and Distributed Systems, 1990