Tracking Performance of the Filter and Square Bit Synchronizer
- 1 August 1980
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Communications
- Vol. 28 (8) , 1154-1158
- https://doi.org/10.1109/tcom.1980.1094807
Abstract
This paper determines the tracking performance of a filter and square bit synchronizer loop (FSTL) for the case of NRZ symbols and a probability of data transition of 0.5. Results are compared to the early late gate tracking loop (ELGTL) and the digital transition tracking loop (DTTL). The FSTL is much easier to implement and, in addition, has a standard deviation of tracking error only about 14 percent larger than the DDTL loop.Keywords
This publication has 9 references indexed in Scilit:
- Theory of False Lock in Costas LoopsIEEE Transactions on Communications, 1978
- Performance of a First-Order Transition Sampling Digital Phase-Locked Loop Using Random-Walk ModelsIEEE Transactions on Communications, 1972
- Phase Noise and Transient Times for a Binary Quantized Digital Phase-Locked Loop in White Gaussian NoiseIEEE Transactions on Communications, 1972
- PCM Bit Synchronization and Detection by Nonlinear Filter TheoryIEEE Transactions on Communications, 1970
- Nonlinear Analysis of an Absolute Value Type of an Early-Late Gate Bit SynchronizerIEEE Transactions on Communications, 1970
- Digital Transition Tracking Symbol Synchronizer for LOW SNR Coded SystemsIEEE Transactions on Communications, 1970
- Performance of Optimum and Suboptimum SynchronizersIEEE Transactions on Communications, 1969
- Optimum Estimation of Bit SynchronizationIEEE Transactions on Aerospace and Electronic Systems, 1969
- A Theoretical Synchronization System for Use with Noisy Digital SignalsIEEE Transactions on Communications, 1964