Performance Analysis of the Delay-Line Clock Regenerator
- 1 April 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Communications
- Vol. 34 (4) , 321-328
- https://doi.org/10.1109/tcom.1986.1096545
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- A Simulation Study of Clock Recovery in QPSK and 9QPRS SystemsIEEE Transactions on Communications, 1985
- Performances of the Delay-Line Multiplier Circuit for Clock and Carrier Synchronization in Digital Satellite CommunicationsIEEE Journal on Selected Areas in Communications, 1983
- Linear Phase-Locked Loop Theory for Cyclostationary Input DisturbancesIEEE Transactions on Communications, 1982
- Self-Noise in SynchronizersIEEE Transactions on Communications, 1980
- Jitter Accumulation in PAM SystemsIEEE Transactions on Communications, 1980
- A New Symbol Timing Recovery Technique for Burst Modem ApplicationsIEEE Transactions on Communications, 1978
- Statistical Properties of Timing Jitter in a PAM Timing Recovery SchemeIEEE Transactions on Communications, 1974
- PSK Demodulator with Delay Line for the PCM-TDMA SystemIEEE Transactions on Communications, 1970
- Statistics of Regenerative Digital TransmissionBell System Technical Journal, 1958