Survey of the performance of nonblocking switches with FIFO input buffers
- 1 January 1990
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 737-741 vol.2
- https://doi.org/10.1109/icc.1990.117175
Abstract
The authors consider nonblocking switches with FIFO (first in, first out) input buffers and discuss their performance. Increasing the switching capacity is examined as an improvement technique for these switches, and its effect on the switch performance is investigated. The switch that is operating twice as fast as the input/output channels and the output buffered switch achieve a maximum throughput of 1.0. The switch with input bus and with smaller switching capacity can also achieve high maximum throughput, and it can achieve a cell-loss probability nearly equal to zero at rather high traffic load if buffers are placed on inputs and outputs.<>Keywords
This publication has 8 references indexed in Scilit:
- Output-buffer switch architecture for asynchronous transfer modePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Effect of speedup in nonblocking packet switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Queueing in high-performance packet switchingIEEE Journal on Selected Areas in Communications, 1988
- A photonic knockout switch for high-speed packet networksIEEE Journal on Selected Areas in Communications, 1988
- Input Versus Output Queueing on a Space-Division Packet SwitchIEEE Transactions on Communications, 1987
- A Broadband Packet Switch for Integrated TransportIEEE Journal on Selected Areas in Communications, 1987
- The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet SwitchingIEEE Journal on Selected Areas in Communications, 1987
- Performance of Processor-Memory Interconnections for MultiprocessorsIEEE Transactions on Computers, 1981