The SVT Hit Buffer

Abstract
The Hit Buffer is part of the Silicon Vertex Tracker [1], a trigger processor dedicated to the reconstruction of particle trajectories in the Silicon Vertex Detector [2] and the Central Tracking Chamber of the Collider Detector at Fermilab. The Hit Buffer is a high speed data-traffic node, where [GRAPHICS] thousands of words are received in arbitrary order and simultaneously organised in an internal structured data base, to be later promptly retrieved and delivered in response to specific requests. The Hit Buffer is capable to process data at a rate of 25 MHz, thanks to the use of special fast devices like Cache-Tag RAMs and high performance Erasable Programmable Logic Devices from the XILINX XC7300 family

This publication has 4 references indexed in Scilit: