Parameterizable VLSI architectures for the full-search block-matching algorithm
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems
- Vol. 36 (10) , 1309-1316
- https://doi.org/10.1109/31.44347
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Motion-compensated hybrid coding at 50 kb/sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- VLSI architectures for the full-search blockmatching algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A versatile and powerful chip for real-time motion estimationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- VLSI Implementation Of Motion Compensation Full-Search Block-Matching AlgorithmPublished by SPIE-Intl Soc Optical Eng ,1988
- VLSI Architectures For Block Matching AlgorithmsPublished by SPIE-Intl Soc Optical Eng ,1988
- A CMOS VLSI chip for filtering of TV pictures in two dimensionsIEEE Journal of Solid-State Circuits, 1986
- Predictive Coding Based on Efficient Motion EstimationIEEE Transactions on Communications, 1985
- Advances in picture codingProceedings of the IEEE, 1985