Chip Scale Package Solder Joint Reliability Modeling and Material Characterization.
- 1 January 2000
- journal article
- Published by Japan Institute of Electronics Packaging in Journal of The Japan Institute of Electronics Packaging
- Vol. 3 (1) , 45-56
- https://doi.org/10.5104/jiep.3.45
Abstract
No abstract availableKeywords
This publication has 0 references indexed in Scilit: