Hole confinement MOS-gated Ge/sub x/Si/sub 1-x//Si heterostructures
- 1 May 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 12 (5) , 230-232
- https://doi.org/10.1109/55.79566
Abstract
The confinement of carriers in a MOS-gated Ge/sub x/Si/sub 1-x/ heterostructure is numerically modeled. The structure uses a MOS gate to modulate the hole density at a buried Si/sub x//Ge/sub x/Si//sub 1-x/ interface. The number of holes in the well is modeled as a function of structure and gate bias. The hole confinement is then confirmed by capacitance-voltage and Hall measurements. Numerical modeling is used to predict the maximum number of carriers achievable at the interface as a function of the structural design, and clear experimental evidence for such carrier confinement is given.Keywords
This publication has 3 references indexed in Scilit:
- Silicon temperature measurement by infrared transmission for rapid thermal processing applicationsApplied Physics Letters, 1990
- Charged carrier transport in Si1−xGex pseudomorphic alloys matched to Si—strain-related transport improvementsApplied Physics Letters, 1989
- Theoretical calculations of heterojunction discontinuities in the Si/Ge systemPhysical Review B, 1986