Design and analysis of master/slave multiprocessors
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 40 (8) , 963-976
- https://doi.org/10.1109/12.83640
Abstract
A simple model of master/slave processors is presented, along with two simple, practical scheduling algorithms. An approximate analysis of the model yields simple formulas for performance measures in terms of the hardware and workload parameters, and gives insight into the power and the limitations of master/slave systems. In particular, formulae are obtained for the maximal processing power (throughput) of the system, a quantity that remains bounded as the number of slave processors increases. This analysis is applicable to symmetric multiprocessors, where performance considerations such as cache performance may dictate asymmetric assignment of system tasks to the processors.Keywords
This publication has 6 references indexed in Scilit:
- A comparison of preemptive and non-preemptive load distributingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Cache coherence protocols: evaluation using a multiprocessor simulation modelACM Transactions on Computer Systems, 1986
- Load-balancing heuristics and process behaviorPublished by Association for Computing Machinery (ACM) ,1986
- Open and Closed Models for Networks of QueuesAT&T Bell Laboratories Technical Journal, 1984
- Approximations for large scale closed queueing networksPerformance Evaluation, 1983
- Interference in multiprocessor computer systems with interleaved memoryCommunications of the ACM, 1976