Power estimation and power measurement of Xilinx Virtex FPGAs: trade-offs and limitations
- 24 January 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The power consumption of reconfigurable systems has become a fundamental aspect in designing applications. Especially for mobile systems with a limited power supply, it is necessary to identify and optimize the power loss. Moreover, it is essential to evaluate during application development time exact power trade-offs, especially including the consideration of the dynamic reconfiguration phases of corresponding devices, e.g. the Virtex-series from Xilinx. This paper discusses the exact power consumption trade-offs between the measured runtime consumption of a mapped application and the measured reconfiguration-time consumption of different dynamically (partially and completely) reconfigured applications. Moreover, the possibilities and limitations of today's available power estimation tools are discussed and compared to the exact measurements.Keywords
This publication has 7 references indexed in Scilit:
- High-level power modeling of CPLDs and FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Area time power estimation for FPGA based designs at a behavioral levelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A Flexible Power Model for FPGAsPublished by Springer Nature ,2002
- Development of a Design Framework for Platform-Independent Networked Reconfiguration of Software and HardwarePublished by Springer Nature ,2001
- Efficient switching activity simulation under a real delay model using a bitparallel approachPublished by Association for Computing Machinery (ACM) ,1999
- Some notes on power management on FPGA-based systemsPublished by Springer Nature ,1995
- Transition density: a new measure of activity in digital circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993