Device-circuit Optimization For Minimal Energy And Power Consumption In Cmos Random Logic Networks

This publication has 12 references indexed in Scilit:

• Optimal low power interconnect networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A priori wiring estimations and optimal multilevel wiring networks for portable ULSI systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Minimizing power consumption in digital CMOS circuits
  Proceedings of the IEEE, 1995
• An exact solution to the transistor sizing problem for CMOS circuits using convex optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• Trading speed for low power by choice of supply and threshold voltages
  IEEE Journal of Solid-State Circuits, 1993
• Improved techniques for probabilistic simulation including signal correlation effects
  Published by Association for Computing Machinery (ACM) ,1993
• Transition density, a stochastic measure of activity in digital circuits
  Published by Association for Computing Machinery (ACM) ,1991
• Incremental techniques for the identification of statically sensitizable critical paths
  Published by Association for Computing Machinery (ACM) ,1991
• Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits
  IEEE Journal of Solid-State Circuits, 1984