Memory exclusion: optimizing the performance of checkpointing systems
- 1 February 1999
- journal article
- research article
- Published by Wiley in Software: Practice and Experience
- Vol. 29 (2) , 125-142
- https://doi.org/10.1002/(sici)1097-024x(199902)29:2<125::aid-spe224>3.0.co;2-7
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Impact of checkpoint latency on overhead ratio of a checkpointing schemeIEEE Transactions on Computers, 1997
- Load balancing and fault tolerance in workstation clusters migrating groups of communicating processesACM SIGOPS Operating Systems Review, 1995
- Compiler‐assisted full checkpointingSoftware: Practice and Experience, 1994
- ickp: a consistent checkpointer for multicomputersIEEE Parallel & Distributed Technology: Systems & Applications, 1994
- Manetho: transparent roll back-recovery with low overhead, limited rollback, and fast output commitIEEE Transactions on Computers, 1992
- Parallel discrete event simulationCommunications of the ACM, 1990
- IGOR: a system for program debugging via reversible executionACM SIGPLAN Notices, 1988
- Supporting reverse execution for parallel programsACM SIGPLAN Notices, 1988
- Debugging distributed C programs by real time replyACM SIGPLAN Notices, 1988
- Virtual timeACM Transactions on Programming Languages and Systems, 1985