Thermal Modeling, Characterization and Management of On-Chip Networks
- 13 December 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- Evaluation of the Raw MicroprocessorACM SIGARCH Computer Architecture News, 2004
- Dynamic voltage scaling with links for power optimization of interconnection networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Predictive dynamic thermal management for multimedia applicationsPublished by Association for Computing Machinery (ACM) ,2003
- PowerHerdPublished by Association for Computing Machinery (ACM) ,2003
- Energy optimization techniques in cluster interconnectsPublished by Association for Computing Machinery (ACM) ,2003
- Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecturePublished by Association for Computing Machinery (ACM) ,2003
- Power constrained design of multiprocessor interconnection networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Migration in Single Chip MultiprocessorsIEEE Computer Architecture Letters, 2002
- Addressing the system-on-a-chip interconnect woes through communication-based designPublished by Association for Computing Machinery (ACM) ,2001
- Planning for performancePublished by Association for Computing Machinery (ACM) ,1998