A new HW/SW partitioning algorithm for synthesizing the highest performance pipelined ASIPs with multiple identical FUs

This publication has 15 references indexed in Scilit:

• An integer programming approach to instruction implementation method selection problem
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Design flow for hardware/software cosynthesis of a video compression system
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A hardware/software partitioning algorithm for pipelined instruction set processor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A hardware/software partitioning algorithm for designing pipelined ASIPs with least gate counts
  Published by Association for Computing Machinery (ACM) ,1996
• A hardware/software codesign method for pipelined instruction set processor using adaptive database
  Published by Association for Computing Machinery (ACM) ,1995
• Power analysis of embedded software: a first step towards software power minimization
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
• Synthesis of instruction sets for pipelined microprocessors
  Published by Association for Computing Machinery (ACM) ,1994
• Codesign from cospecification
  Computer, 1994
• Hardware-software cosynthesis for microcontrollers
  IEEE Design & Test of Computers, 1993
• HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986