Formal verification of embedded system designs at multiple levels of abstraction
- 1 October 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 3 references indexed in Scilit:
- Constraints specification at higher levels of abstractionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- System-level design: orthogonalization of concerns and platform-based designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
- The model checker SPINIEEE Transactions on Software Engineering, 1997