Design-for-reliability rules for hot-carrier resistant CMOS VLSI circuits
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 3, 1254-1257
- https://doi.org/10.1109/iscas.1992.230278
Abstract
The authors present a macro-model for evaluating the hot-carrier-related degradation of simple CMOS circuits and the design-for-reliability rules for some CMOS circuits. The influence of various design parameters on long-term reliability is investigated using the macro-model. It is shown that, for CMOS inverter circuits, the degradation due to hot-carrier effects can be expressed as a function of (i) the ratio of nMOS transistor size over the load capacitance and (ii) the input rise time. Combining propagation delay and degradation cost functions, an optimum value of the scaling factor for inverter chains can be found which minimizes the overall delay as well as the hot-carrier-induced degradation.<>Keywords
This publication has 6 references indexed in Scilit:
- Test Circuit Structures For Characterizing The Effects Of Localized Hot-carrier-induced Charge In VLSI Switching CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Circuit aging simulator (CAS)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Proof and quantification of dynamic effects in hot-carrier-induced degradation under pulsed operation conditionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A one-dimensional MOSFET model for simulation of hot-carrier induced device and circuit degradationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Simulation of MOSFET lifetime under AC hot-electron stressIEEE Transactions on Electron Devices, 1988
- Hot-electron-induced MOSFET degradation—Model, monitor, and improvementIEEE Transactions on Electron Devices, 1985