Multiple-valued logic and optimization of programmable logic arrays
- 1 April 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 21 (4) , 71-80
- https://doi.org/10.1109/2.52
Abstract
Shows a method of designing programmable logic arrays (PLAs) using multiple-valued input, two-valued output functions (MVITVOFs). A MVITVOF is an extension of the two-valued logic function. An expression for a MVITVOF directly represents a multiple-output PLA with decoders. Each product of the expression corresponds to each column of the PLA, so the number of products; in the expression equals the number of columns of the PLA. The array size of the PLA is proportional to the number of products; the PLA can thus be minimized by minimizing the expression.Keywords
This publication has 12 references indexed in Scilit:
- On the optimal design of multiple-valued PLAsIEEE Transactions on Computers, 1989
- Multiple-Valued Minimization for PLA OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Design And Test of the 80386IEEE Design & Test of Computers, 1987
- Optimal State Assignment for Finite State MachinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Input Variable Assignment and Output Phase Optimization of PLA'sIEEE Transactions on Computers, 1984
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- Multiple-Valued Decomposition of Generalized Boolean Functions and the Complexity of Programmable Logic ArraysIEEE Transactions on Computers, 1981
- MINI: A Heuristic Approach for Logic MinimizationIBM Journal of Research and Development, 1974
- An Algebra for Logic Systems—Switching Circuits ApplicationIEEE Transactions on Computers, 1971
- Blank PageIEEE Transactions on Computers, 1968