Delay and Power Optimization in VLSI Circuits
- 1 January 1984
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The problem of optimally sizing the transistors in a digital MOS VLSI circuit is examined. Macro-models are developed and new theorems on the optimal sizing of the transistors in a critical path are presented. The results of a design automation procedure to perform the optimization is discussed.Keywords
This publication has 5 references indexed in Scilit:
- Delay-Time Modeling for ED MOS Logic LSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- A design of CMOS polycell for LSI circuitsIEEE Transactions on Circuits and Systems, 1981
- Macro Generation Algorithms for LSI Custom Chip DesignIBM Journal of Research and Development, 1980
- Delay-time optimization for driving and sensing of signals on high-capacitance paths of VLSI systemsIEEE Transactions on Electron Devices, 1979
- Optimization of electrical circuitsPublished by Springer Nature ,1979