Analysis of Placement Procedures for VLSI Standard Cell Layout
- 1 January 1986
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 314-319
- https://doi.org/10.1109/dac.1986.1586106
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Some simplified NP-complete graph problemsPublished by Elsevier ,2002
- The TimberWolf placement and routing packageIEEE Journal of Solid-State Circuits, 1985
- A Procedure for Placement of Standard-Cell VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Near-optimal placement using a quadratic objective functionPublished by Association for Computing Machinery (ACM) ,1985
- Module Placement Based on Resistive Network OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- Optimization by Simulated AnnealingScience, 1983
- A Linear-Time Heuristic for Improving Network PartitionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982