A throughput-on-demand address-event transmitter for neuromorphic chips
- 1 January 1999
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The author presents a scalable 2D address-event transmitter interface designed to take advantage of the high integration densities available with advanced submicron technology. To sustain throughput, it exploits the linear increase in the number of active neurons per row with array size, instead of counting on a linear increase in the unit-current/unit-capacitance ratio, as existing designs do. The author synthesizes an asynchronous implementation starting from a high-level specification, and presents test results from a 104/spl times/96-neuron chip fabricated in a 1.2 /spl mu/m CMOS process. Reading out the state of all neurons in a selected row in parallel, and sending their spikes in a tight burst of events, yields cycle times between 40 to 70 ns-six to ten times shorter than the 420 ns minimum cycle time reported in earlier work.Keywords
This publication has 8 references indexed in Scilit:
- Communicating Neuronal Ensembles between Neuromorphic ChipsPublished by Springer Nature ,2007
- Low-power silicon spiking neurons and axonsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multi-chip neuromorphic motion processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- The Retinomorphic Approach: Pixel-Parallel Adaptive Amplification, Filtering, and QuantizationAnalog Integrated Circuits and Signal Processing, 1997
- A communication scheme for analog VLSI perceptive systemsIEEE Journal of Solid-State Circuits, 1995
- An Analog VLSI System for Stereoscopic VisionPublished by Springer Nature ,1994
- Silicon auditory processors as computer peripheralsIEEE Transactions on Neural Networks, 1993
- Analog VLSI Implementation of Neural SystemsPublished by Springer Nature ,1989