A 256-Kb Dual-${V}_{\rm CC}$ SRAM Building Block in 65-nm CMOS Process With Actively Clamped Sleep Transistor
- 26 December 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 42 (1) , 233-242
- https://doi.org/10.1109/jssc.2006.888357
Abstract
This paper addresses the stability problem of SRAM cells used in dense last level caches (LLCs). In order for the LLC not to limit the minimum voltage at which a processor core can run, a dual-VCC 256-Kb SRAM building block is proposed. A fixed high-voltage supply powers the cache which allows the use of the smallest SRAM cell for maximum density, while a separate variable supply is used by the core for ultra-low-voltage operation using dynamic voltage and frequency (DVF). Implemented in a 65-nm bulk CMOS process, the block features low overhead embedded level shifters and an actively clamped sleep transistor for maximum cache leakage power reduction during standby. Measured results show that the proposed block runs at 4.2GHz while consuming 30 mW at 85degC and 1.2V supply. Furthermore, measurements across a wide range of process, voltage, temperature, and aging conditions indicate virtual ground clamping accuracy within a few millivolts of required cache standby VMIN. Extrapolating the 256-Kb block measurement results in a large 64-Mb LLC used in a dual-V CC processor gives 35% reduction in total processor power as compared with a single-VCC processor design running at a high supply voltageKeywords
This publication has 13 references indexed in Scilit:
- PVT-Aware Leakage Reduction for On-Die Caches With Improved Read StabilityIEEE Journal of Solid-State Circuits, 2005
- Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOSIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005
- A 3-GHz 70mb SRAM in 65nm CMOS technology with integrated column-based dynamic power supplyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A low leakage SRAM macro with replica cell biasing schemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Area-efficient linear regulator with ultra-fast load regulationIEEE Journal of Solid-State Circuits, 2005
- A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005
- Low power SRAM techniques for handheld productsPublished by Association for Computing Machinery (ACM) ,2005
- A transregional CMOS SRAM with single, logic V/sub DD/ and dynamic power railsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- 0.4-V logic-library-friendly SRAM array using rectangular-diffusion cell and delta-boosted-array voltage schemeIEEE Journal of Solid-State Circuits, 2004
- A deep sub-V, single power-supply SRAM cell with multi-V/sub T/, boosted storage node and dynamic loadPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002