Optimal layout via Boolean satisfiability
- 7 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 294-297
- https://doi.org/10.1109/iccad.1989.76956
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Logic verification algorithms and their parallel implementationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Techniques for multilayer channel routingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Multiple-Valued Minimization for PLA OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- McBOOLE: A New Procedure for Exact Logic MinimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- A New Symbolic Channel Router: YACR2IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Dogleg Channel Routing is NP-CompleteIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Bipartite Folding and Partitioning of a PLAIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- Efficient Algorithms for Channel RoutingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- An Efficient Heuristic Procedure for Partitioning GraphsBell System Technical Journal, 1970