Punchthrough Probability of Josephson Logic Gates
- 1 November 1984
- journal article
- Published by IOP Publishing in Japanese Journal of Applied Physics
- Vol. 23 (11R) , 1446-1450
- https://doi.org/10.1143/jjap.23.1446
Abstract
The operating speed of Josephson logic gates is restricted by the punchthrough phenomenon, which has a probabilistic nature. The punchthrough probability for identical operating speeds varies according to the type of gate. This paper reports a study of the punchthrough probability for two-junction interferometers and resistor-coupled gates. With the interferometers, the punchthrough probability is predicted from the equation of motion for the center of the phase of the two junctions. With the resistor-coupled gates, the punchthrough probability is calculated by taking into account the dumping effect produced by the resistors of the gates. The predictions are confirmed by computer simulation.Keywords
This publication has 8 references indexed in Scilit:
- Josephson dual rail two-bit adder circuit utilizing magnetically coupled OR-AND gatesIEEE Transactions on Electron Devices, 1984
- Punchthrough analysis of Josephson logic circuitsIEEE Transactions on Magnetics, 1983
- Current-waveform dependence of punchthrough probability in a Josephson tunnel junctionJournal of Applied Physics, 1982
- Punchthrough in a three-junction SQUIDApplied Physics Letters, 1982
- A novel current injection Josephson logic gate with high gainApplied Physics Letters, 1981
- Punchthrough in Josephson logic devicesIEEE Transactions on Magnetics, 1981
- Low-probability punchthrough in Josephson junctionsIEEE Transactions on Magnetics, 1981
- Switching to zero voltage in Josephson tunnel junctionsSolid State Communications, 1971