LDPC code construction with flexible hardware implementation

This publication has 6 references indexed in Scilit:

• A highly efficient domain-programmable parallel architecture for iterative LDPCC decoding
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Constructions of regular and irregular LDPC codes using Ramanujan graphs and ideas from Margulis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• VLSI implementation-oriented (3, k)-regular low-density parity-check codes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder
  IEEE Journal of Solid-State Circuits, 2002
• Design of capacity-approaching irregular low-density parity-check codes
  IEEE Transactions on Information Theory, 2001
• Good error-correcting codes based on very sparse matrices
  IEEE Transactions on Information Theory, 1999