High-Performance Throughput Computing
- 11 July 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 25 (3) , 32-45
- https://doi.org/10.1109/mm.2005.49
Abstract
CMT processors offer a way to significantly improve the performance of computer systems. The return on investment for multithreading is among the highest in computer microarchitectural techniques. If you design a core from scratch to support multithreading, gains as high as 3/spl times/ are possible for just a 20 percent increase in area. Even with throughput performance as the main target, we have shown that the microarchitecture necessary to support threads on a CMT can also achieve high single-thread performance. Hardware scouting, which Sun is implementing on the Rock microprocessor, can increase the single-thread performance of applications by up to 40 percent. Alternatively, scouting is a technique that makes the on-chip caches appear much larger, performance robustness technique, making up for code tailored for different on-chip cache sizes or even a different number and levels of caches.Keywords
This publication has 13 references indexed in Scilit:
- Dynamic speculative precomputationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Niagara: A 32-Way Multithreaded Sparc ProcessorIEEE Micro, 2005
- Microarchitecture optimizations for exploiting memory-level parallelismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Out-of-Order Commit ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Runahead execution: an alternative to very large instruction windows for out-of-order processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- POWER4 system microarchitectureIBM Journal of Research and Development, 2002
- Thread-level parallelism and interactive performance of desktop applicationsACM SIGPLAN Notices, 2000
- The MAJC architecture: a synthesis of parallelism and scalabilityIEEE Micro, 2000
- Improving data cache performance by pre-executing instructions under a cache missPublished by Association for Computing Machinery (ACM) ,1997
- Compiler-based prefetching for recursive data structuresPublished by Association for Computing Machinery (ACM) ,1996