A reuse scenario for the VHDL-based hardware design flow
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We present a reuse scenario for the VHDL-based hardware design flow based on a library of extremely flexible parameterizable components supplemented by the support of most of the phases of the design process ranging from specification refinement and modeling, over simulation and synthesis, down to gate-level verification and HW test support. This reuse scenario has been inspired by the abstraction and modeling capabilities of VHDL and can be best characterized as know-how reuse. Currently, our scenario provides reuse for components with a complexity ranging from 0.1 K to 15 K gates. Qualitative and quantitative results demonstrate the potential and the feasibility of our reuse scenario.Keywords
This publication has 5 references indexed in Scilit:
- Design reuse (panel)Published by Association for Computing Machinery (ACM) ,1994
- A workbench for generation of component modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Increasing design quality and engineering productivity through design reusePublished by Association for Computing Machinery (ACM) ,1993
- Fully generic description of hardware in VHDLPublished by Elsevier ,1991
- Three competing design methodologies for ASIC's: architectual synthesis, logic synthesis, logic synthesis and module generationPublished by Association for Computing Machinery (ACM) ,1989