Memory, control and communications synthesis for scheduled algorithms
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Splicer: a heuristic approach to connectivity bindingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A graph-based silicon compiler for concurrent VLSI systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Architectural synthesis for DSP silicon compilersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Allocation of multiport memories in data path synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- REAL: a program for REgister ALlocationPublished by Association for Computing Machinery (ACM) ,1987
- Force-directed scheduling in automatic data path synthesisPublished by Association for Computing Machinery (ACM) ,1987
- Automated Synthesis of Data Paths in Digital SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986