A 256K CMOS SRAM with internal refresh

Abstract
A four-transistor switched-capacitor load SRAM employing 0.8μm CMOS technology with a cell size of 39.2μm 2 will be reported. The approach makes it possible to access without time-loss for internal refresh. Access time is 43ns and standby power is 3.3μW. Author(s) Hanamura, S. Hitachi Ltd., Tokyo, Japan Minato, O. ; Masuhara, T. ; Sakai, Y. ; Yamanaka, T. ; Moriwaki, N. ; Kojima, F.

This publication has 4 references indexed in Scilit: