The PROMIS compiler prototype
- 22 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 116-125
- https://doi.org/10.1109/pact.1997.644008
Abstract
Source code parallelizers and instruction level parallelizers each have specific advantages. Usually, a compiler is designed to be one or the other based on the target architecture and/or algorithms. A compiler that is designed to generate near-optimal code for modern, multi-level machines must have the capabilities of both. This paper describes the prototype of the PROMIS compiler. The prototype was designed to show that loop level and instruction level parallelization can be combined to produce results better than either one alone. In addition, it shows how communication between the levels can produce additional speedup.Keywords
This publication has 10 references indexed in Scilit:
- Resource-Directed Loop PipeliningPublished by Springer Nature ,1997
- Symbolic analysis for parallelizing compilersACM Transactions on Programming Languages and Systems, 1996
- A simple mechanism for improving the accuracy and efficiency of instruction-level disambiguationPublished by Springer Nature ,1996
- VISTA: The Visual Interface for Scheduling Transformations and AnalysisPublished by Springer Nature ,1994
- A hierarchical parallelizing compiler for VLIW/MIMD machinesPublished by Springer Nature ,1993
- Automatic extraction of functional parallelism from ordinary programsIEEE Transactions on Parallel and Distributed Systems, 1992
- Data dependence and program restructuringThe Journal of Supercomputing, 1991
- Scheduling Sequential Loops on Parallel ProcessorsSIAM Journal on Computing, 1990
- Automatic translation of FORTRAN programs to vector formACM Transactions on Programming Languages and Systems, 1987
- Trace Scheduling: A Technique for Global Microcode CompactionIEEE Transactions on Computers, 1981