Priority assignment control of ATM line buffers with multiple QOS classes
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Selected Areas in Communications
- Vol. 9 (7) , 1078-1092
- https://doi.org/10.1109/49.103554
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- An atm switching system based on a distributed control architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- ATM: bandwidth assignment and bandwidth enforcement policiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Characteristics of a cell multiplexer for bursty ATM trafficPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analysis of a delay-dependent priority discipline in an integrated multiclass traffic fast packet switchIEEE Transactions on Communications, 1990
- An architecture for integrated networks that guarantees quality of serviceInternational Journal of Communication Systems, 1990
- Message delays at packet-switching nodes serving multiple classesIEEE Transactions on Communications, 1990
- Real-time traffic measurement on MAGNET IIIEEE Journal on Selected Areas in Communications, 1990
- On bandwidth allocation to bursty virtual connections in ATM networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Dynamic bandwidth allocation and congestion control schemes for voice and data multiplexing in wideband packet technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A single-server queue with vacations and gated time-limited servicePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989