Map channel decoding: Algorithm and VLSI architecture
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- A Viterbi algorithm with soft-decision outputs and its applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Ultra-high-speed and universal-coding-rate Viterbi decoder VLSIC-SNUFEC VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Separable MAP "filters" for the decoding of product and concatenated codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Minimized method Viterbi decoding: 600 Mbit/s per chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- TCM on frequency-selective fading channels: a comparison of soft-output probabilistic equalizersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-speed parallel Viterbi decoding: algorithm and VLSI-architectureIEEE Communications Magazine, 1991
- Punctured convolutional codes of rate(n-1)/nand simplified maximum likelihood decoding (Corresp.)IEEE Transactions on Information Theory, 1979
- Optimal decoding of linear codes for minimizing symbol error rate (Corresp.)IEEE Transactions on Information Theory, 1974
- The viterbi algorithmProceedings of the IEEE, 1973
- Nonlinear Equalization of Binary Signals in Gaussian NoiseIEEE Transactions on Communication Technology, 1971