A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 26 (12) , 1764-1774
- https://doi.org/10.1109/4.104167
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- Simulation of Delta - Sigma modulators using behavioral modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Third-order cascaded sigma-delta modulatorsIEEE Transactions on Circuits and Systems, 1991
- A 16-b 160-kHz CMOS A/D converter using sigma-delta modulationIEEE Journal of Solid-State Circuits, 1990
- A multichannel digital demodulator for LVDT/RVDT position sensorsIEEE Journal of Solid-State Circuits, 1990
- A higher order topology for interpolative modulators for oversampling A/D convertersIEEE Transactions on Circuits and Systems, 1990
- Simulating and testing oversampled analog-to-digital convertersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- A 16-bit oversampling A-to-D conversion technology using triple-integration noise shapingIEEE Journal of Solid-State Circuits, 1987
- A multistage delta-sigma modulator without double integration loopPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A low-noise chopper-stabilized differential switched-capacitor filtering techniqueIEEE Journal of Solid-State Circuits, 1981
- On the use of windows for harmonic analysis with the discrete Fourier transformProceedings of the IEEE, 1978