The Modeling and Synthesis of Bus Systems
- 1 January 1981
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 471-478
- https://doi.org/10.1109/dac.1981.1585398
Abstract
A bus oriented interconnection of registers and data operators is the dominant mode of design for the data paths of digital systems. A study of ten processor implementations, ranging in size from microprocessors to large mainframes, spanning almost 20 years in the practice of digital design, indicated a strong similarity. From this study bus style primitives and generic bus models were developed. The generic bus models were simplified to match each of the ten processors composing the study. An algorithm for generating a bus style design is presented. The algorithm is used to generate the data paths of the PDP-11/40 resulting in lower cost and shorter delays than the original implementation. Finally, the paper concludes with a discussion of the bus synthesis algorithm's implementation and its role in the CMU functional-to-hardware Design Automation System.Keywords
This publication has 5 references indexed in Scilit:
- Optimal Interconnections in the Design of Microprocessors and Digital SystemsIEEE Journal of Solid-State Circuits, 1980
- The CMU Design Automation System - An Example of Automated Data Path DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- The Optimal Interconnection of Circuit Modules in Microprocessor and Digital System DesignIEEE Transactions on Computers, 1977
- The CMU RT-CAD systemPublished by Association for Computing Machinery (ACM) ,1976
- The IBM System/360 Model 91: Machine Philosophy and Instruction-HandlingIBM Journal of Research and Development, 1967