Limitations Of Cache Prefetching On A Bus-based Multiprocessor

This publication has 15 references indexed in Scilit:

• Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The DASH prototype: Logic overhead and performance
  IEEE Transactions on Parallel and Distributed Systems, 1993
• Design and evaluation of a compiler algorithm for prefetching
  Published by Association for Computing Machinery (ACM) ,1992
• Computer technology and architecture: an evolving interaction
  Computer, 1991
• Tolerating latency through software-controlled prefetching in shared-memory multiprocessors
  Journal of Parallel and Distributed Computing, 1991
• Simplicity versus accuracy in a model of cache coherency overhead
  IEEE Transactions on Computers, 1991
• Techniques for efficient inline tracing on a shared-memory multiprocessor
  Published by Association for Computing Machinery (ACM) ,1990
• Topological Optimization of Multiple-Level Array Logic
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Logic verification algorithms and their parallel implementation
  Published by Association for Computing Machinery (ACM) ,1987
• A low-overhead coherence solution for multiprocessors with private cache memories
  Published by Association for Computing Machinery (ACM) ,1984