Analog VLSI implementation of neural networks
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 2524-2527 vol.4
- https://doi.org/10.1109/iscas.1990.112524
Abstract
The potentialities of CMOS analog VLSI for the implementation of neural systems are demonstrated. It is shown how the various modes of operation of the transistor can be exploited to build very efficient neurons on a very small area with very low power consumption. The connectivity problem can be alleviated by selecting appropriate architectures. Various methods for implementing analog synaptic memories are discussed, and examples of working chips are given.Keywords
This publication has 5 references indexed in Scilit:
- Analog VLSI Implementation of Neural SystemsPublished by Springer Nature ,1989
- The Design of High-Performance Analog Circuits on Digital CMOS ChipsIEEE Journal of Solid-State Circuits, 1985
- A monolithic 16-channels analog array normalizerIEEE Journal of Solid-State Circuits, 1984
- Translinear circuits: a proposed classificationElectronics Letters, 1975
- Fowler-Nordheim Tunneling into Thermally Grown SiO2Journal of Applied Physics, 1969