Performance Evaluation Of Instruction Scheduling On The IBM RISC System/6000
- 24 August 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- An IBM second generation RISC processor architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Performance characteristics of architectural features of the IBM RISC System/6000Published by Association for Computing Machinery (ACM) ,1991
- Global instruction scheduling for superscalar machinesPublished by Association for Computing Machinery (ACM) ,1991
- Region scheduling: an approach for detecting and redistributing parallelismIEEE Transactions on Software Engineering, 1990
- Instruction scheduling beyond basic blocksIBM Journal of Research and Development, 1990
- Software pipelining: an effective scheduling technique for VLIW machinesPublished by Association for Computing Machinery (ACM) ,1988
- The program dependence graph and its use in optimizationACM Transactions on Programming Languages and Systems, 1987
- Efficient instruction scheduling for a pipelined architecturePublished by Association for Computing Machinery (ACM) ,1986
- Postpass Code Optimization of Pipeline ConstraintsACM Transactions on Programming Languages and Systems, 1983
- Trace Scheduling: A Technique for Global Microcode CompactionIEEE Transactions on Computers, 1981