Compiled HW/SW co-simulation

1 January 1996

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

No. 0738100X,p. 690-695
https://doi.org/10.1109/dac.1996.545662

Abstract

This paper presents a technique for simulating processors and attached hardware using the principle of compiled simulation. Unlike existing, inhouse and off-the-shelf hardware/software co-simulators, which use interpretive processor simulation, the proposed technique performs instruction decoding and simulation scheduling at compile time. The technique offers up to three orders of magnitude faster simulation. The high speed allows the user to explore algorithms and hardware/software trade-offs before any hardware implementation. In this paper, the sources of the speedup and the limitations of the technique are analyzed and the realization of the simulation compiler is presented.

Keywords

This publication has 5 references indexed in Scilit:

A hardware-software codesign methodology for DSP applications
IEEE Design & Test of Computers, 1993
Binary translation
Communications of the ACM, 1993
Insulin: An Instruction Set Simulation Environment
Published by Elsevier ,1993
A design environment for addressing architecture and compiler interactions
Microprocessors and Microsystems, 1991
HSS--A High-Speed Simulator
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987