Select-free instruction scheduling logic

This publication has 8 references indexed in Scilit:

• Superscalar execution with dynamic data forwarding
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Data-flow prescheduling for large instruction windows in out-of-order processors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Recovery mechanism for latency misprediction
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A low-complexity issue logic
  Published by Association for Computing Machinery (ACM) ,2000
• Circuits for wide-window superscalar processors
  ACM SIGARCH Computer Architecture News, 2000
• Issue logic for a 600-MHz out-of-order execution microprocessor
  IEEE Journal of Solid-State Circuits, 1998
• The Mips R10000 superscalar microprocessor
  IEEE Micro, 1996
• Instruction Issue Logic in Pipelined Supercomputers
  IEEE Transactions on Computers, 1984