Syntactic translation and logic synthesis in Gatemap
- 1 January 1989
- journal article
- Published by Institution of Engineering and Technology (IET) in IEE Proceedings E Computers and Digital Techniques
- Vol. 136 (4) , 321-328
- https://doi.org/10.1049/ip-e.1989.0043
Abstract
Gatemap is a logic synthesis system for digital integrated-circuit design, which automatically generates gate-level circuit implementations from behavioural EllaTM descriptions. These behavioural descriptions may contain a variety of arithmetic, relational and logical operators expressed using the Ella hardware design and description language. A process of syntactic translation is used to convert this input into minimised Boolean equations. Various logic synthesis techniques are then used to implement these equations using technology-specific logic gates. The final output is a variety of netlists suitable for input to gate-level simulators and layout tools. Currently, two CMOS gate-array and one CMOS cell-based process technologies are supported, though further CMOS technologies could be addressed via the provision of the appropriate libraries.Keywords
This publication has 3 references indexed in Scilit:
- The Syco Silicon Compiler and Its EnvironmentPublished by Springer Nature ,1987
- Spectral techniques in digital logicSignal Processing, 1985
- The programmable logic array: implementation and methodologyPublished by Institution of Engineering and Technology (IET) ,1983