The Probability of a Correct Output from a Combinational Circuit
- 1 May 1975
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-24 (5) , 534-544
- https://doi.org/10.1109/t-c.1975.224257
Abstract
The paper discusses two methods to evaluate the signal reliability of the output of logical circuits. It is known that faults present in a circuit will not always cause the output of the circuit to be incorrect. Given the probability of faults occurring in the circuit and the probabilities of the input combinations, it is possible to determine the likelihood of the output being correct. The signal reliability of the output is thus defined as the probability that the circuit output is correct. The first method evaluates the contribution of each fault to the reliability of the circuit and requires the enumeration of the behavior of each fault in the entire fault set. The use of McCluskey and Clegg's characterization of faulty networks by evaluating the functional equivalence classes of the network is a way to reduce the amount of computation involved. Lower bounds can be obtained by considering a restricted fault set, for example, the single fault set. The second method uses a probabilistic model of logical circuits and consists of straightforward operations which can easily be automated. The method also yields the signal reliability and has the capability of very easily specifying the individual fault probabilities of all the circuit lines independently.Keywords
This publication has 8 references indexed in Scilit:
- Probabilistic Treatment of General Combinational NetworksIEEE Transactions on Computers, 1975
- Bridging and Stuck-At FaultsIEEE Transactions on Computers, 1974
- An Algorithm for the Accurate Reliability Evaluation of Triple Modular Redundancy NetworksIEEE Transactions on Computers, 1974
- Fault-Tolerance of the Iterative Cell Array Switch for Hybrid RedundancyIEEE Transactions on Computers, 1974
- A New Representation for Faults in Combinational Digital CircuitsIEEE Transactions on Computers, 1972
- Fault Equivalence in Combinational Logic NetworksIEEE Transactions on Computers, 1971
- Reliability Modeling for Fault-Tolerant ComputersIEEE Transactions on Computers, 1971
- On Reliability Modeling and Analysis of Ultrareliable Fault-Tolerant Digital SystemsIEEE Transactions on Computers, 1971