Time-constrained code compaction for DSPs
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Methods for retargetable DSP code generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Instruction-set matching and selection for DSP and ASIP code generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An integrated approach to retargetable code generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Instruction set definition and instruction selection for ASIPsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Constrained software generation for hardware-software systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A BDD-based frontend for retargetable compilersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP CoresProceedings of the 39th conference on Design automation - DAC '02, 1995
- Software scheduling in the co-synthesis of reactive real-time systemsPublished by Association for Computing Machinery (ACM) ,1994
- Global optimization approach for architectural synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Graph based retargetable microcode compilation in the MIMOLA design systemPublished by Association for Computing Machinery (ACM) ,1987