Message-routing systems for transputer-based multicomputers

1 June 1993

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro

Vol. 13 (3) , 62-72
https://doi.org/10.1109/40.216749

Abstract

The Tiny, CSN, Multiple Rings, and Ordered Dimensions, and interval labeling routing systems for transputer networks are reviewed. The systems are compared with respect to several criteria, such as adaptivity, deadlock freedom, generality, livelock freedom, and network latency.

Keywords

This publication has 13 references indexed in Scilit:

Experimentation with hypercube database engines
IEEE Micro, 1992
Adaptive Deadlock-Free Packet Routeing in Transputer-Based Multiprocessor Interconnection Networks
The Computer Journal, 1991
Where are we headed?
Communications of the ACM, 1991
Routing techniques for massively parallel communication
Proceedings of the IEEE, 1991
System effects of interprocessor communication latency in multicomputers
IEEE Micro, 1991
The routing problem in transputer-based parallel systems
Microprocessors and Microsystems, 1991
Message passing in a transputer system
Microprocessors and Microsystems, 1989
Adaptive, low latency, deadlock-free packet routing for networks of processors
IEE Proceedings E Computers and Digital Techniques, 1989
The iPSC/2 node architecture
Published by Association for Computing Machinery (ACM) ,1988
Interval Routing
The Computer Journal, 1987