Oscillator jitter due to supply and substrate noise
- 27 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 489-492
- https://doi.org/10.1109/cicc.1998.695025
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Analysis of timing jitter in CMOS ring oscillatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1 GHz dual-loop microprocessor PLL with instant frequency shiftingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A study of phase noise in CMOS oscillatorsIEEE Journal of Solid-State Circuits, 1996
- A wide-bandwidth low-voltage PLL for PowerPC microprocessorsIEEE Journal of Solid-State Circuits, 1995
- A general method to simulate noise in oscillators based on frequency domain techniquesIEEE Transactions on Microwave Theory and Techniques, 1993
- A PLL clock generator with 5 to 110 MHz of lock range for microprocessorsIEEE Journal of Solid-State Circuits, 1992
- Analysis of white and f−α noise in oscillatorsInternational Journal of Circuit Theory and Applications, 1990